Contact Us:09993897203
Email: dstarenainfo@gmail.com
1st Branch: 121,Malviya Nagar,
New Market,Bhopal-462003
2nd Branch:146/7/2 Premium Center
Zone-1,MP Nagar
Bhopal-462011
Arrow Registration
MATLAB,PHP,VHDL(VLSI),EMBEDDED SYSTEM,ANDROID WEBSITE DESIGN Industrial Training will be start Soon

Blog Archives

VLSI

Branch: ELECTRONICS  Topic: VLSI (2018-19)   Sno. TOPIC TECH., DST TO C 01 An Analog LO Harmonic Suppression Technique for SDR Receivers VHDL DST TO C 02 Feedforward-Cutset-Free Pipelined Multiply-Accumulate Unit for the Machine Learning Accelerator VHDL DST TO C 03 Multiloop control for Fast Transient DC-DC Converter TANNER DST TO C 04 A Decoder […]

Read more

Core VLSI

  Branch: ELECTRONICS COMMUNICATION Topic: CORE VLSI (2018-19) S.No   TITLES   DOMAIN DOWNLOAD CORE VLSI   DST TO C 01 Approximate Quaternary Addition with the Fast Carry Chains of FPGAs CORE VLSI   DST TO C 02 A Low-Power Configurable Adder for Approximate Applications CORE VLSI   DST TO C 03 A Low-Power High-Speed Accuracy-Controllable […]

Read more

VLSI

Branch: Electronics and Communication Topic: Embedded Systems   S.no. Project code Project theme Technology Download 1 TODST-CVLSI01 Aging-Aware Reliable Multiplier Design With Adaptive Hold Logic CORE VLSI 2 TODST-CVLSI02 A Modified Partial Product Generator for Redundant Binary Multipliers CORE VLSI 3 TODST-CVLSI03 Design & Analysis of 16 bit RISC Processor Using low Power Pipelining CORE […]

Read more

Core VLSI

Branch: Electronics and Communication Topic: VLSI Low Power S.no. Project code Project theme Technology Download 1 TODST-VLSILP01 A Combined SDC-SDF Architecture for Normal I/O Pipelined Radix-2 FFT DSP 2 TODST-VLSILP02 A High-Performance FIR Filter Architecture for  Fixed and Reconfigurable Applications DSP 3 TODST-VLSILP03 An Efficient VLSI Architecture of a Reconfigurable Pulse-Shaping FIR  for Multistandard DUCInterpolation […]

Read more