Contact Us:09993897203
Email: dstarenainfo@gmail.com
1st Branch: 121,Malviya Nagar,
New Market,Bhopal-462003
2nd Branch:146/7/2 Premium Center
Zone-1,MP Nagar
Bhopal-462011
Arrow Registration
MATLAB,PHP,VHDL(VLSI),EMBEDDED SYSTEM,ANDROID WEBSITE DESIGN Industrial Training will be start Soon

TESTING

VLSI PROJECTS (2019-20)

Testing

S.NO TITLES Download
DST TO Testing 01 Chaos-based bitwise dynamical pseudorandom number generator on fpga
DST TO Testing 02 An analysis of dcm-based true random number generator
DST TO Testing 03 Design and implementation of low-power high-throughput prngs for security applications
DST TO Testing 04 Design and implementation of low-power high-throughput prngs for security applications
DST TO Testing 05 On cyclic scan integrity tests for edt-based compression
DST TO Testing 06 Power estimation of embedded srams using bist algorithms
DST TO Testing 07 A lightweight lfsr-based strong physical unclonable function design on fpga




    Login Page

    Inquiry Form