VLSI based ME/M.tech Projects
VLSI PROJECT CODE- PROJECT TITLE YEAR DST01SV Area–Delay–Power Efficient Carry-Select Adder 2014 DST02SV Shift Register Design Using Two Bit Flip-Flop 2014 DST03SV Input Vector Monitoring Concurrent BIST Architecture Using SRAM Cells 2014 DST04SV Design and Analysis of Approximate Compressors for Multiplication 2014 DST05SV High Speed Vedic Multiplier Designs-A Review 2014 DST06SV Efficient Integer DCT […]