Contact Us:09993897203
Email: dstarenainfo@gmail.com
1st Branch: 121,Malviya Nagar,
New Market,Bhopal-462003
2nd Branch:146/7/2 Premium Center
Zone-1,MP Nagar
Bhopal-462011
Arrow Registration
MATLAB,PHP,VHDL(VLSI),EMBEDDED SYSTEM,ANDROID WEBSITE DESIGN Industrial Training will be start Soon

Communication BE

Branch: Electronics and Communication

Topic: VLSI Communication

S.no. Project code Project theme Technology Download
1 TODST-VLSICOM01 Fully Reused VLSI Architecture of FM0/Manchester Encoding Using SOLS Technique for DSRC Applications communication
2 TODST-VLSICOM02 FPGA Implementation of an Advanced Encoding and Decoding Architecture of Polar Codes communication
3 TODST-VLSICOM03 Fault Tolerant Parallel Filters Based on Error Correction Codes communication
4 TODST-VLSICOM04 Fault Tolerant Parallel FFTs Using Error Correction Codes and Parseval Checks communication
5 TODST-VLSICOM05 A Novel VHDL Implementation of UART with Single Error Correction and Double Error Detection Capability communication
6 TODST-VLSICOM06 A Low-Complexity Multiple Error Correcting Architecture Using Novel Cross Parity Codes Over GF (2m) communication
7 TODST-VLSICOM07 A Fault Detection and Tolerance Architecture for Post-Silicon Skew Tuning communication
8 TODST-VLSICOM08 A Class of SEC-DED-DAEC Codes Derived From Orthogonal Latin Square Codes communication
9 TODST-VLSICOM09 VLSI Implementation of a Key Distribution Server-based Data Security Scheme for RFID system communication
10 TODST-VLSICOM10 OptimizedApproach of Sobel Edge Detection Technique Using Xilinx System Generator communication
11 TODST-VLSICOM11 PAQCS: Physical Design-Aware Fault-Tolerant Quantum Circuit Synthesis communication

 




    Login Page

    Inquiry Form